
Design of ultrathin nanowire-based integrated via for CMOS application in millimeter-wave frequencies

A device for millimeter-wave frequency CMOS applications with decreased loss made with bundles of integrated nanowires.



View online page

Technology ID

All Technologies

Engineering & Physical

Sciences/Processes
Engineering & Physical

Sciences/Nanotechnology Engineering & Physical

Sciences/Semiconductor

2021-161

Category



IP Status: US Patent Issued; Patent No. 12,142,805

Applications

- High-Frequency 3D Integrated Circuits
- Millimeter-Wave Communications
- Submillimeter-Wave Communications

Technology Overview

Future millimeter- and submillimeter-wave communication systems are the key enablers to Internet of Things technology, autonomous vehicles, and low-power cube-satellites, however, at these high frequencies, loss from vias becomes prohibitive. Researchers at the University of Minnesota have developed a device integrating bundles of nanowires in an integrated via structure to decrease power loss. This device utilizes the decreased via thickness (1.2 μ m vs 50-250 μ m) to reduce insertion loss of a test line with two G-S-G vias at 40 GHz from 0.21-0.93 dB down to 0.095 dB.

Phase of Development

TRL: 3-4

Working prototypes have been developed.

Desired Partnerships

This technology is now available for:

- License
- Sponsored research
- Co-development

Please contact our office to share your business' needs and learn more.

Press Releases

University of Minnesota College of Science & Engineering January 29, 2021

Researchers

- Rhonda Franklin, PhD Professor, Department of Electrical and Computer Engineering
- <u>Bethanie Stadler, PhD</u> Professor, Department of Electrical and Computer Engineering

References

 Y. Zhang, J. Um, B. Stadler, R. Henderson and R. Franklin(2021), https://ieeexplore.ieee.org/document/9369363, IEEE Microwave and Wireless Components Letters, 31, 693-696